

To
10/100 Ethernet
Transformer

Reset Latch

TI = DCK suffix
NXP = GW suffix
Fair = NC7SZ175P6
Fairchild is cheapest

POR

Technologic Systems	Date March 10, 2010
Title: TS-4500 CPU, Ethernet, POR	
Rev:	Designer
Sheet 1 of 5	

FPGA with 5000 LUTs


XP2-5 has:
 5K LUTs 2 PLLs
 9 blocks of 1Kx18 Block RAM
 12 18x18 Multipliers
 100 I/O with 144 pin package
 "instant ON" = about 1.5 mS
 input PLL clock = 10 MHz min

Boot Straps

Mode 2	Boots from
1	NAND Flash
0	SD Card

MODE1 and MODE2 states and Board ID bits are latched prior to UN_RESET# pulsed

MODE1 and MODE2 have PU resistors



LED0 shows both Activity and Link

UN-RESET rising edge, deasserts CPU Reset (Must be careful at start up) It has a PD resistor -- always idle low
 EN_SD_POWER should initialize high

During JTAG Flash programming the PROGRAM# pin should be high else it can inhibit Flash --> SRAM
 DONE likewise must be high These do have weak PU resistors


Set CONFIG_MODE to NONE This allows all pins to be used

Pull-up and pull-down resistors are 6 to 30K ohms


PROGRAM#, DONE, and INIT# are dedicated configuration pins when CFG0 is low. When CFG0 is high they are "general purpose I/O"
 Page 4 of TN1141

Page 37 of Data Sheet (Hot Socketing)
 Power Supplies can be sequenced in any order but must be monotonic
 All I/O lines are tri-stated during power cycling

Micro SD Card Socket




64 Mbyte DDR1 SDRAM




512 Mbyte or 2GB



NAND Flash



RTC




3.3V Power Supply




Needs 320 mV headroom at 300 mA load - Room temp

1.2V Regulator




Temp Sensor




Zero suffix has address at 100 1001
Best to Reset after all power cycles
Set PD bit, Wait 50 mS
Then clear PD bit

1.8V Regulator



2.5V Regulator



Two 100-pin Off-board Connectors

All DIO use 3.3V levels
Do not drive higher than 3.5V !


"POWER" pins supply all power to the module
Apply 3.8V to 5.5V to these pins
Current drain is approximately 400 mA
(less than 2 Watts)

EXT_RESET# is an Input
used to reboot the CPU
Do not drive active high
(use open drain)

OFF_BD_RESET# is an Output
used to reset all peripherals

Left

Right




SD Card
SD card signals on connector
are wired in parallel with
SD card socket. Only one
can be populated with SD card

Maximum load on the 3.3V
power rail is 300 mA
This is CN2 pin 39

Max. off-board load
on 2.5V, 1.8V, 1.2V
pins is 10 mA each

Do not put any load on
CN2 pin 79 -- reserved
for CPU JTAG only



DIO_20, DIO_21, DIO_50
and DIO_51 have a 2K
ohm resistor to GND
(initializes to a logic "0")

Serial Ports
or DIO

DIO_36 = UART0_TXD
DIO_37 = UART0_RXD
DIO_38 = UART1_TXD
DIO_39 = UART1_RXD

DIO_22 = UART2_TXD
DIO_44 = UART2_RXD
DIO_45 = UART3_TXD
DIO_46 = UART3_RXD

DIO_47 = UART4_TXD
DIO_40 = UART4_RXD
DIO_41 = UART5_TXD
DIO_42 = UART5_RXD

CAN port and all UARTs
can all be changed
to simple DIO lines

Boot Straps

Mode 2	Boots from
1	NAND Flash
0	SD Card

DIO_26 = MODE1
DIO_25 = MODE2

On some other modules, there is a
16-bit bus for static memory
type devices. But the TS-4500
does not support this functionality

The TS-4500 uses these
"Bus signals" as DIO only.

MODE1 and MODE2 states
are latched prior to
OFF_BD_RESET# deasserted

MODE1 and MODE2
have PU resistors

Connect a 1.5K ohm resistor
from DIO_25 to OFF_BD_RESET#
to boot from SD card