



CPU



Ref. Design uses PC1 as clock to DAC


CPU_RESET# is bi-directional and can be programmed to cause interrupt instead of reset

WAKE_UP Ref. Design has 100K PU to 1.0V and sw. to GND


JTAG_SEL
1 = Boundary Scan
0 = CPU ICE mode

Suggest PA6 = En_Power to RS-232 Transceivers

Strap Options
BMS = "1" --> Boot from Internal ROM
TST = "1" --> Factory Test Mode
OSC_SEL = "0" --> Use internal RC Oscillator



128 MB RAM



No Connections

Logic Levels in this "Gate" are all 0 to 1.8V

1.8V Logic Levels

SDRAM Notes

- The RAM_CLK signal is the most critical trace on the entire board. Keep it as short as possible.
- All other RAM signals, should be kept as short as feasible.
- Some RAM signals go to the FPGA also - this is a complication.
- RAM data signals can be swapped bit-wise or byte-wise.
- For example, D16-D23 can be swapped with D24-D31. This would require the respective DQMx lines to be swapped as well.
- Bit-wise swaps are allowed within a byte.
- For example, D2 and D5 can be swapped.

A3P125 has:
 3000 Tiles (about 1200 LUTs)
 4 Kbytes total of Block RAM
 97 I/O with 144 pin package
 "true instant ON"
 Input PLL clock = 1.5 MHz min

FPGA

Warning: MUX_AD00 thru AD07 is used by NAND Flash

Devices connected to this bus must never drive it when BUS_RD# is deasserted (must be off within 30 nS of deassertion)

Devices must pull the BUS_WAIT# line low if they need more than 150 nS strobe

FPGA_CLK = CPU Timer Out

DIO_09 = Push_switch

All NVRAM interface signals must be kept in low state when not accessing NVRAM

RED_LED# and GREEN_LED# must be Open Drain

When SYSTEM_RESET# asserted, then set these as follows:

Asserted:
 OFF_BD_RST#
 EN_SDCARD_PWR#
 RED_LED#
 GREEN_LED#

Deasserted:
 EN_ETH_PWR#
 REBOOT
 NVRAM_CS
 NAND_CS#


When SYSTEM_RESET# deasserted, Latch BUS_ALE# and BUS_RD# into a register

Early Boot code should deassert OFF_BD_RST# signal. (after SPI Flash loaded into RAM)


Boot Straps

Mode 2	Boots from
1	NAND Flash
0	SD Card

BUS_ALE# = MODE1
 BUS_RD# = MODE2



3.3V Supply




300 mohm max ON resistance
< 100mV drop out @ 250 mA


UV lockout is 2.3V

L3 = LQH44PN3R3

Max. current = 1.7 Amps




1.8V Supply



For loads of 2 mA to 200 mA
90% to 93% efficient (3.3V in)
@ Power = 5V --> 4% worse

0.5% tolerance
Resistors

1.5V Supply



150 mA max load
100mV drop out
stable with 1 uF ceramic
25 uS Turn-on


To FPGA Core

Power Sequence

- After power is first applied, or after a "Reboot"
All power rails are off for 200 mS then:
- the 3.3V and 1.8V are enabled
these will reach 95% in about 800 uS
(the 1.5V rail will ramp 25 uS delayed)
 - Then 2-4 mS later, the 1.0V rail is enabled
It also requires about 800 uS to ramp

CPU Reset# is asserted before 1.0V rail is enabled


POR



POR chip holds LOW_VOLT#
low for 200 mS after
"VCC" rises above 2.9V

"POWER" = 3.2V Trip

1.0V Supply




For loads of 5mA to 200 mA
85% to 90% efficient
@ Power = 5V --> 4% worse

0.5% tolerance
Resistors
RR0510P-393-D


2 to 4 mS delay

Technologic Systems	Date Oct. 19, 2011
Title: TS-4200 Power Supplies and POR	
Rev: D	Designer RLM Sheet 4 of 7


512 MB or 2 GB NAND Flash





Temp Sensor




8K Byte NVRAM




64KB Serial Boot Flash



Micro SD Card Socket



RTC



Two 100-pin Off-board Connectors

"POWER" pins supply all power to the module
Apply 3.6V to 5.5V to these pins

Current drain is 50mA to 400 mA

Left

EXT_RESET# is an Input
used to reboot the CPU

CN2 pin 27 should be connected
to CN2 pin 33 on the base board

Right

FPGA
JTAG

- FPGA_JTAG_TMS
- FPGA_JTAG_TCK
- FPGA_JTAG_TDO
- FPGA_JTAG_TDI
- OFF_BD_RST#
- BOOT_OVERRIDE
- SPIO_CLK
- POWER
- POWER_FAIL#


OFF_BD_RESET# is an Output
used to reset all peripherals

POWER_FAIL# must
not be driven high



SD Card

SD card signals on connector
are wired in parallel with
SD card socket. Only one
can be populated with SD card




3.3V max load is 300 mA

Maximum off-board load
on 1.8V, 1.5V and
1.0V pins is 10 mA each


Ethernet

USB Ports



Console

Max. load on JTAG_Vcc
(CN2-79) is 20 mA



FPGA DIO

Data Bus

Bus Control

Boot Strap

Mode 2	Boots from
1	NAND Flash
0	SD Card

BUS_DIR = MODE2

Devices connected to this bus must never
drive it when BUS_CS# is deasserted
(must be off within 30 nS of deassertion)

Devices must pull the BUS_WAIT# line low
if they need more than 150 nS strobe

The data bus can not have more than
30 pF of off-board capacitive loading
May need data buffer chip for heavy loads

If Bus is not needed, the following
can be changed to DIO:

- Bus Control signals
- MUX_AD08 thru 15

Bus cycles use 11 address lines
AD0 thru AD10
This provides 1K address space
for 8-bit bus cycles (000-3FF)
and 1K for 16-bit cycles (400-7FF)

These DIO have 1.8V levels

- PC4, PC5, PC6
- PC7, PC8, PC9
- PC10, PC13, PC14

All other DIO uses 3.3V levels

MODE1 and MODE2 states
are latched prior to
OFF_BD_RESET# deasserted

MODE1 and MODE2
have PU resistors

Use 1.5K ohm resistor
to "OFF_BD_RESET#"
to set Mode pins "low"

BUS_ALE# = Address Latch Enable

BUS_BHE# = Byte High Enable (for 16-bit cycles)

Technologic Systems

Date Oct. 19, 2011

Title: TS-4200 Off-board Connectors

Rev: D

Designer

Sheet 7 of 7