



# PXA166 800 MHz CPU


## LCD




## USB Ports




## I2S




## SMC Bus



## Control




## Camera





# DDR2 x8 SDRAM

# 256 MB



# 10/100 Ethernet


## CPU




# FPGA with 5000 LUTs

## Boot Strap


Mode 2	TS-4700 Boots from
1	NAND Flash
0	SD Card




## USB Power



## Reset Latch




## FPGA 1.2V Reg.




# POWER


## #1 3.3V Power Supply up to 2000 mA




## #2 1.8V Regulator








## #3 CPU Core Supply




## #4 DDR 1.8V Reg.




# CPU Power




## CPU




## CPU




# Micro SD Card Socket




# RTC




# Temp Sensor



# CPU UART 1



# 512 Mbyte NAND Flash



# Two 100-pin Off-board Connectors

"POWER" pins supply all power to the module  
Apply 4.5V to 5.5V to these pins

Current drain is approximately 400 mA


EXT\_RESET# is an Input  
used to reboot the CPU

Do not drive active high  
(use open drain)

OFF\_BD\_RESET# is an Output  
used to reset all peripherals

Left

Right



Ethernet

USB Ports

SPI or DIO

Camera or DIO

Console

CAN

3.3V rail can supply up to 700 mA to base board

MFP\_105 and MFP\_106 can be used as a second I2C bus

MFP\_122 = PWM3

MFP\_104 = PWM4

CN2-54 Codec CLK on the TS-8390

MFP\_51, SPI\_CLK, SPI\_FRM, SPI\_MOSI and SPI\_MISO have FPGA pins in parallel  
\*\* Can use either

## Boot Strap

Mode 2	TS-4700 Boots from
1	NAND Flash
0	SD Card

BUS\_DIR = MODE2

BUS\_DIR is latched prior to OFF\_BD\_RESET# deasserted

Connect 1.5K ohm resistor between BUS\_DIR and OFF\_BD\_RESET# to set low (Boot from SD card)

If Bus is not needed, all Bus signals can be changed to DIO

Devices connected to this bus must never drive it when BUS\_CS# is deasserted (must be off within 30 nS of deassertion)

Devices must pull the BUS\_WAIT# line low if they need more than 150 nS strobe

The data bus can not have more than 30 pF of off-board capacitive loading  
May need data buffer chip for heavy loads