





# DDR2 SDRAM (256 MByte)




# MX515 USB PHY




USB3315

HS current drain: 30 mA @ 1.8V  
10 mA @ 3.3V  
Reset asserted = 20 uA  
Rated for -40 to +85 degrees

# Micro SD Card Socket



# MX515



# FPGA with 5000 LUTs

Bank 0 has 20 DIO  
 Bank 1 has 6 DIO  
 Bank 2 has 18 DIO  
 Bank 3 has 4 DIO  
 Bank 4 has 8 DIO

3.3V

Bank 5 has 18 DIO  
 Bank 6 has 8 DIO  
 Bank 7 has 18 DIO

1.8V


FPGA pins can be swapped  
 but only pins within  
 each Power Rail

Set CONFIG\_MODE to NONE  
 This allows all pins to be used

XP2-5 has:

- 5K LUTs 2 PLLs
- 9 blocks of 1Kx18 Block RAM
- 12 18x18 Multipliers
- 100 I/O with 144 pin package
- "instant ON" = about 1.5 mS
- input PLL clock = 10 MHz min

Pull-up and pull-down resistors  
 are 6 to 30K ohms



POR# and RESET\_IN#  
 must be Open Drain I/O

PMIC\_STBY\_REQ, PMIC\_ON\_REQ,  
 and CPU\_32KHZ have 1.2V levels  
 FPGA must be designed for that


Only FPGA drives CN2

RESET\_FPGA  
 is not OD !

LED Outputs  
 should be OD

PROGRAM#, DONE, and INIT# are  
 dedicated configuration pins when  
 CFG0 is low. When CFG0 is high  
 they are "general purpose I/O"  
 Page 4 of TN1141

Page 37 of Data Sheet (Hot Socketing)  
 Power Supplies can be sequenced in any order  
 but must be monotonic  
 All I/O lines are tri-stated during power cycling




## FPGA 1.2V Reg.

300 mA max load  
 500 mV drop out  
 25 uS Turn-on


# 10/100 Ethernet

## MX515



1.8V Levels

Not True  
NAND pins at 3.3V



LAN8710 can power sequence  
in any order, except when using  
external 1.8V Core power

RXCLK must be biased low  
to enable internal 1.8V reg.

LED1 = Activity/Link  
LED2 = Speed 100 Mbit

PHY address = 0

PHY address and modes latched  
on rising edge of Reset#

Put MX515 in MII mode  
before deasserting Reset#

LED high voltage  
is VDD\_2A = 3.3V

Resistor PD on pin 18 is  
not required per data sheet  
But Jesse could not get it  
to work until we added it

MDIO bus can not be  
used until 100 uS after  
Reset# is deasserted  
MDCLK max is 2.5 MHz

# PMIC


Valid BP is 3.0 to 4.65V  
But must rise above 3.2V to turn on properly

Design Guide says:  
BP is 3.7 to 4.2V

rising edge on ADTRIG will start A/D "1" = 1.0 to 3.6V

May need UID if using USB OTG

Idle state is high




**Power Sequence**

VS_RTC	1.2V
VCORE_DIG	1.5V
VCORE	2.775V
SW2	1.225V
SW4	1.8V_DDR
VIOHI	2.775_Boot
VGEN2	3.15V_Boot
SW1	1.05V
SW3	1.2V_DIG1
VPLL	1.8V_ANA_PLL
VDIG	1.65V
VUSB, VUSB2	

VS\_RTC, VCORE\_DIG, and VCORE come up together


## 3.3V Power Supply

up to 1500 mA




Coil = LQH44PN3R3

Max. current = 1.7 Amps



Power = 4.5V to 5.25V  
3.7V > BP > 4.65V



must be placed near 4 switcher supplies  
SW1\_IN, SW2\_IN, SW3\_IN, and SW4\_IN







when ON, SWBST = 5V  
When off = BP-0.3

2.2 uF caps on Trans.  
need series 20 milliohm


In Ref. design, 3.15V\_Boot turns on the SD2\_3.3V

NSS12100X can handle 250 mW at 70 degrees with min footprint


### 3.3V Caps




## RTC




## Temp Sensor




## Boot Strap Bias Resistors



## Boot Strap Resistors



DAT\_08 = Boot Source  
 DAT13 and DAT14 = BT\_MEM\_CTL  
 DAT15 = BT\_BUS\_WIDTH  
 DAT20 and DAT21 = Boot Memory Type



# iMX515

U10-E


1.8V\_DIG1 and 1.8V\_DDR are tied together on Babbage-3

All power pins should have a .1 uF cap nearby

NVCC\_I2C has 3.3V max  
1.95 to 2.70V is illegal range


All have 3.1V Max.  
NVCC\_EMI1 thru EMI6  
NVCC\_PER3  
NVCC\_PER5  
NVCC\_PER8 thru PER14  
NVCC\_IPUx  
NVCC\_HS4\_1  
NVCC\_HS4\_2  
NVCC\_HS6  
NVCC\_HS10

All have 3.6V Max.  
NVCC\_PER15 = SD Card1  
NVCC\_PER17 = SD Card2  
NVCC\_NANDx = Flash



# PMIC

U7-B





# Two 100-pin Off-board Connectors


"POWER" pins supply all power to the module  
Apply 4.5V to 5.25V to these pins

Left

EXT\_RESET# is an Input  
used to reboot the CPU

Do not drive active high  
(use open drain)

OFF\_BD\_RESET# is an Output  
used to reset all peripherals




Bus Control

Data Bus

Right

Max off-board load on  
TS\_3.2V is 500 mA

Maximum off-board load  
on 2.775V, 1.8V, 1.2V  
is 10 mA each



USB Ports

SPI

1.8V Level  
CPU DIO

Console

A/D

I2C 2.775V

CPU JTAG

Serial Ports

34 AUD\_MCLK = NC

54 Codec MCLK

## Boot Strap

Mode 2	TS-4800 Boots from
1	NAND Flash
0	SD Card

State of BUS\_DIR (Mode 2)  
is latched prior to  
OFF\_BD\_RESET# deasserted

BUS\_DIR = MODE2

BUS\_DIR has 12K PU resistor

Connect 1.5K ohm resistor  
between BUS\_RD# and  
OFF\_BD\_RESET# to set low  
(Boot from SD card)

Devices must pull the BUS\_WAIT# line low  
if they need more than 150 nS strobe

The data bus can not have more than  
30 pF of off-board capacitive loading  
May need data buffer chip for heavy loads